589 lines
22 KiB
C
589 lines
22 KiB
C
#ifndef PORTABLE_WORDSIZES
|
|
#ifdef __MW_TARGET_USE_HARDWARE_RESOURCES_H__
|
|
#ifndef __MW_TARGET_HARDWARE_RESOURCES_H__
|
|
#define __MW_TARGET_HARDWARE_RESOURCES_H__
|
|
|
|
#define MW_MULTI_TASKING_MODE 1
|
|
#include "mw_stm32_board_header.h"
|
|
#include "SysTickScheduler.h"
|
|
#include "arm_cortex_m_multitasking.h"
|
|
|
|
#define MW_USECODERTARGET 1
|
|
#define MW_TARGETHARDWARE STM32F3xx Based
|
|
#define MW_EXTMODEPROTOCOLINFO_CAN_HOSTINTERFACE Simulink
|
|
#define MW_EXTMODEPROTOCOLINFO_CAN_LOGGINGBUFFERAUTO 1
|
|
#define MW_EXTMODEPROTOCOLINFO_CAN_LOGGINGBUFFERSIZE 1000
|
|
#define MW_EXTMODEPROTOCOLINFO_CAN_LOGGINGBUFFERNUM 3
|
|
#define MW_EXTMODEPROTOCOLINFO_CAN_MAXCONTIGSAMPLES 10
|
|
#define MW_CONNECTIONINFO_SERIAL_BAUDRATE stm32cube.codegen.getConnectivityBaudrate
|
|
#define MW_CONNECTIONINFO_SERIAL_COMPORT stm32cube.codegen.getConnectivityCOMPort
|
|
#define MW_CONNECTIONINFO_SERIAL_VERBOSE 1
|
|
#define MW_CONNECTIONINFO_CAN_CANVENDOR matlab:stm32cube.codegen.getXCPonCANConnectivity(hCS,'Vendor')
|
|
#define MW_CONNECTIONINFO_CAN_CANDEVICE matlab:stm32cube.codegen.getXCPonCANConnectivity(hCS,'Device')
|
|
#define MW_CONNECTIONINFO_CAN_CANCHANNEL stm32cube.codegen.getXCPonCANConnectivity(hCS,'Channel')
|
|
#define MW_CONNECTIONINFO_CAN_BUSSPEED stm32cube.codegen.getXCPonCANConnectivity(hCS,'Baudrate')
|
|
#define MW_CONNECTIONINFO_CAN_CANIDCOMMAND stm32cube.codegen.getXCPonCANConnectivity(hCS,'CANIDCommand')
|
|
#define MW_CONNECTIONINFO_CAN_CANIDRESPONSE stm32cube.codegen.getXCPonCANConnectivity(hCS,'CANIDResponse')
|
|
#define MW_CONNECTIONINFO_CAN_ISCANIDEXTENDED stm32cube.codegen.getXCPonCANConnectivity(hCS,'IsCANIDExtended')
|
|
#define MW_CONNECTIONINFO_CAN_VERBOSE 1
|
|
#define MW_EXTMODE_CONFIGURATION Serial
|
|
#define MW_EXTMODE_SIGNALBUFFERSIZE 2048.000000
|
|
#define MW_EXTMODE_USEREALTIMESTAMPLOGGING 1
|
|
#define MW_RTOS Baremetal
|
|
#define MW_RTOSBASERATETASKPRIORITY 40
|
|
#define MW_SCHEDULER_INTERRUPT_SOURCE 0
|
|
#define MW_RUNTIME_BUILDACTION 1
|
|
#define MW_RUNTIME_RUNTIMELIBRARY 1
|
|
#define MW_RUNTIME_FFPCONTRACTION 1
|
|
#define MW_RUNTIME_DISABLEPARALLELBUILD 0
|
|
#define MW_STM32CUBEMX_PROJECTFILEBUTTON
|
|
#define MW_STM32CUBEMX_CREATEPROJECTFILEBUTTON
|
|
#define MW_STM32CUBEMX_LAUNCHPROJECTFILEBUTTON
|
|
#define MW_STM32CUBEMX_PROJECTFILE D:/Wind/Documents/MATLAB/ffoc/ffoc.ioc
|
|
#define MW_STM32CUBEMX_DEVICEID STM32F302R(6-8)Tx
|
|
#define MW_STM32CUBEMX_FAMILY STM32F3
|
|
#define MW_STM32CUBEMX_CONNECTIVITYMODE 0
|
|
#define MW_STM32CUBEMX_CONNECTIONPORT 0
|
|
#define MW_STM32CUBEMX_MODE 0
|
|
#define MW_STM32CUBEMX_ACCESSPORT 0
|
|
#define MW_STM32CUBEMX_RESETMODE 0
|
|
#define MW_STM32CUBEMX_AUTODETECTBOARD 1
|
|
#define MW_STM32CUBEMX_DEVICELIST -1
|
|
#define MW_STM32CUBEMX_DEVICELISTREFRESH
|
|
#define MW_CLOCKING_CPUCLOCKRATEMHZ 64.000000
|
|
#define MW_CONNECTION_SERIALCONFIGUREMODULE 1
|
|
#define MW_CONNECTION_SERIALMODULE 1
|
|
#define MW_CONNECTION_SERIALPORT COM4
|
|
#define MW_CONNECTION_ETHERNETCONFIGUREMODULE 48
|
|
#define MW_CONNECTION_ETHERNETPORT 17725.000000
|
|
#define MW_CONNECTION_CANCONFIGUREMODULE 48
|
|
#define MW_CONNECTION_CANMODULE 0
|
|
#define MW_CONNECTION_BAUDRATE 1000000
|
|
#define MW_CONNECTION_CANREADSOURCE 0
|
|
#define MW_CONNECTION_CANVENDOR -1
|
|
#define MW_CONNECTION_CANDEVICE -1
|
|
#define MW_CONNECTION_CANCHANNEL -1
|
|
#define MW_CONNECTION_ISCANIDEXTENDED 48
|
|
#define MW_CONNECTION_CANIDCOMMAND 2
|
|
#define MW_CONNECTION_CANIDRESPONSE 3
|
|
#define MW_CONNECTIVITY_REFRESH
|
|
#define MW_SIMULINKIO_MODELTRANSPORTDATAFCN stm32cube.connectedIO.getConfigSetInfo
|
|
#define MW_SIMULINKIO_SERVERDEPLOYFCN stm32cube.connectedIO.updateServer
|
|
#define MW_SIMULINKIO_VALIDATESERVERFCN stm32cube.connectedIO.validateIoServer
|
|
#define MW_SIMULINKIO_INTERFACE 0
|
|
#define MW_SIMULINKIO_VALIDATEBEFORECONNECTFCN stm32cube.connectedIO.connectedIOModelValidation
|
|
#define MW_SIMULINKIO_CONNECTEDIOSUPPORTEDBLOCKS DigitalPortRead,DigitalPortWrite,PWMOutput,AnalogInput,I2CControllerRead,I2CControllerWrite,LSM6DS3Block,LSM6DS3HBlock,LSM6DSLBlock,LSM6DSMBlock,LSM6DSRBlock,LSM6DSOBlock,LSM303CBlock,LIS3MDLBlock,LPS22HBBlock,HTS221Block,BMI160Block,ADXL34xBlock,CCS811Block,ICM20948Block,LIS3DHBlock
|
|
#define MW_CONNECTEDIO_CONNECTEDIOMODE 0
|
|
#define MW_CONNECTEDIO_ACTIONONOVERRUN 0
|
|
#define MW_USART_USART1CONFIGUREMODULE 0
|
|
#define MW_USART_USART1TRANSMITMODE 0
|
|
#define MW_USART_USART1RECEIVEMODE 0
|
|
#define MW_USART_USART1TRANSMITBUFFERLENGTH 128
|
|
#define MW_USART_USART1RECEIVEBUFFERLENGTH 128
|
|
#define MW_USART_USART1DISABLEDMAINTERRUPTONERROR 48
|
|
#define MW_USART_USART2CONFIGUREMODULE 48
|
|
#define MW_USART_USART2TRANSMITMODE 0
|
|
#define MW_USART_USART2RECEIVEMODE 0
|
|
#define MW_USART_USART2TRANSMITBUFFERLENGTH 128
|
|
#define MW_USART_USART2RECEIVEBUFFERLENGTH 128
|
|
#define MW_USART_USART2DISABLEDMAINTERRUPTONERROR 48
|
|
#define MW_USART_USART3CONFIGUREMODULE 0
|
|
#define MW_USART_USART3TRANSMITMODE 0
|
|
#define MW_USART_USART3RECEIVEMODE 0
|
|
#define MW_USART_USART3TRANSMITBUFFERLENGTH 128
|
|
#define MW_USART_USART3RECEIVEBUFFERLENGTH 128
|
|
#define MW_USART_USART3DISABLEDMAINTERRUPTONERROR 48
|
|
#define MW_USART_UART4CONFIGUREMODULE 48
|
|
#define MW_USART_UART4TRANSMITMODE 0
|
|
#define MW_USART_UART4RECEIVEMODE 0
|
|
#define MW_USART_UART4TRANSMITBUFFERLENGTH 128
|
|
#define MW_USART_UART4RECEIVEBUFFERLENGTH 128
|
|
#define MW_USART_UART4DISABLEDMAINTERRUPTONERROR 48
|
|
#define MW_USART_UART5CONFIGUREMODULE 48
|
|
#define MW_USART_UART5TRANSMITMODE 0
|
|
#define MW_USART_UART5RECEIVEMODE 0
|
|
#define MW_USART_UART5TRANSMITBUFFERLENGTH 128
|
|
#define MW_USART_UART5RECEIVEBUFFERLENGTH 128
|
|
#define MW_USART_UART5DISABLEDMAINTERRUPTONERROR 48
|
|
#define MW_ADC1_USEDMA 0
|
|
#define MW_ADC1_USEWATCHDOG 0
|
|
#define MW_ADC1_EOCENABLEINTERRUPT 1
|
|
#define MW_ADC1_JEOCENABLEINTERRUPT 48
|
|
#define MW_ADC1_OVRENABLEINTERRUPT 48
|
|
#define MW_ADC1_CALIBRATE 1
|
|
#define MW_ADC1_CALIBRATIONMETHOD 0
|
|
#define MW_ADC1_ADCCONVERSIONMODE 0
|
|
#define MW_ADC1_OFFSETCALIBRATIONFACTORSINGLEENDED 0
|
|
#define MW_ADC1_OFFSETCALIBRATIONFACTORDIFFENDED 0
|
|
#define MW_ADC1_PROJECTFILEBUTTON
|
|
#define MW_ADC2_USEDMA 0
|
|
#define MW_ADC2_USEWATCHDOG 0
|
|
#define MW_ADC2_EOCENABLEINTERRUPT 0
|
|
#define MW_ADC2_JEOCENABLEINTERRUPT 48
|
|
#define MW_ADC2_OVRENABLEINTERRUPT 48
|
|
#define MW_ADC2_CALIBRATE 1
|
|
#define MW_ADC2_CALIBRATIONMETHOD 0
|
|
#define MW_ADC2_ADCCONVERSIONMODE 0
|
|
#define MW_ADC2_OFFSETCALIBRATIONFACTORSINGLEENDED 0
|
|
#define MW_ADC2_OFFSETCALIBRATIONFACTORDIFFENDED 0
|
|
#define MW_ADC2_PROJECTFILEBUTTON
|
|
#define MW_ADC3_USEDMA 0
|
|
#define MW_ADC3_USEWATCHDOG 0
|
|
#define MW_ADC3_EOCENABLEINTERRUPT 0
|
|
#define MW_ADC3_JEOCENABLEINTERRUPT 48
|
|
#define MW_ADC3_OVRENABLEINTERRUPT 48
|
|
#define MW_ADC3_CALIBRATE 1
|
|
#define MW_ADC3_CALIBRATIONMETHOD 0
|
|
#define MW_ADC3_ADCCONVERSIONMODE 0
|
|
#define MW_ADC3_OFFSETCALIBRATIONFACTORSINGLEENDED 0
|
|
#define MW_ADC3_OFFSETCALIBRATIONFACTORDIFFENDED 0
|
|
#define MW_ADC3_PROJECTFILEBUTTON
|
|
#define MW_ADC4_USEDMA 0
|
|
#define MW_ADC4_USEWATCHDOG 0
|
|
#define MW_ADC4_EOCENABLEINTERRUPT 0
|
|
#define MW_ADC4_JEOCENABLEINTERRUPT 48
|
|
#define MW_ADC4_OVRENABLEINTERRUPT 48
|
|
#define MW_ADC4_CALIBRATE 1
|
|
#define MW_ADC4_CALIBRATIONMETHOD 0
|
|
#define MW_ADC4_ADCCONVERSIONMODE 0
|
|
#define MW_ADC4_OFFSETCALIBRATIONFACTORSINGLEENDED 0
|
|
#define MW_ADC4_OFFSETCALIBRATIONFACTORDIFFENDED 0
|
|
#define MW_ADC4_PROJECTFILEBUTTON
|
|
#define MW_SPI_SPIMODULESELECT 2
|
|
#define MW_SPI_SPI1TRANSMITMODE 2
|
|
#define MW_SPI_SPI1TRANSMITBUFFERLENGTH 128
|
|
#define MW_SPI_SPI1RECEIVEMODE 2
|
|
#define MW_SPI_SPI1RECEIVEBUFFERLENGTH 128
|
|
#define MW_SPI_SPI1RXFIFOINTERRUPT 0
|
|
#define MW_SPI_SPI1ERRORINTERRUPT 0
|
|
#define MW_SPI_SPI2TRANSMITMODE 2
|
|
#define MW_SPI_SPI2TRANSMITBUFFERLENGTH 128
|
|
#define MW_SPI_SPI2RECEIVEMODE 2
|
|
#define MW_SPI_SPI2RECEIVEBUFFERLENGTH 128
|
|
#define MW_SPI_SPI2RXFIFOINTERRUPT 0
|
|
#define MW_SPI_SPI2ERRORINTERRUPT 0
|
|
#define MW_SPI_SPI3TRANSMITMODE 2
|
|
#define MW_SPI_SPI3TRANSMITBUFFERLENGTH 128
|
|
#define MW_SPI_SPI3RECEIVEMODE 2
|
|
#define MW_SPI_SPI3RECEIVEBUFFERLENGTH 128
|
|
#define MW_SPI_SPI3RXFIFOINTERRUPT 1
|
|
#define MW_SPI_SPI3ERRORINTERRUPT 1
|
|
#define MW_SPI_SPI4TRANSMITMODE 2
|
|
#define MW_SPI_SPI4TRANSMITBUFFERLENGTH 128
|
|
#define MW_SPI_SPI4RECEIVEMODE 2
|
|
#define MW_SPI_SPI4RECEIVEBUFFERLENGTH 128
|
|
#define MW_SPI_SPI4RXFIFOINTERRUPT 0
|
|
#define MW_SPI_SPI4ERRORINTERRUPT 0
|
|
#define MW_HRTIM_UPDATEEVENTSUSPENDED 48
|
|
#define MW_HRTIM_SELECTTIMERAFORUPDATEEVENTSUSPENDED 48
|
|
#define MW_HRTIM_SELECTTIMERBFORUPDATEEVENTSUSPENDED 48
|
|
#define MW_HRTIM_SELECTTIMERCFORUPDATEEVENTSUSPENDED 48
|
|
#define MW_HRTIM_SELECTTIMERDFORUPDATEEVENTSUSPENDED 48
|
|
#define MW_HRTIM_SELECTTIMEREFORUPDATEEVENTSUSPENDED 48
|
|
#define MW_HRTIM_SELECTTIMERFFORUPDATEEVENTSUSPENDED 48
|
|
#define MW_HRTIM_SELECTMAINTIMERFORUPDATEEVENTSUSPENDED 48
|
|
#define MW_HRTIM_SELECTTIMERSFORSYNCCOUNTERSTART 0
|
|
#define MW_HRTIM_SELECTTIMERAFORSYNCCOUNTERSTART 0
|
|
#define MW_HRTIM_SELECTTIMERBFORSYNCCOUNTERSTART 0
|
|
#define MW_HRTIM_SELECTTIMERCFORSYNCCOUNTERSTART 0
|
|
#define MW_HRTIM_SELECTTIMERDFORSYNCCOUNTERSTART 0
|
|
#define MW_HRTIM_SELECTTIMEREFORSYNCCOUNTERSTART 0
|
|
#define MW_HRTIM_SELECTTIMERFFORSYNCCOUNTERSTART 0
|
|
#define MW_HRTIM_SELECTMAINTIMERFORSYNCCOUNTERSTART 0
|
|
#define MW_HRTIM_TIMERINTERRUPTSELECT 0
|
|
#define MW_HRTIM_TIMERADELAYEDPROTECTIONINTERRUPT 0
|
|
#define MW_HRTIM_TIMERARESETROLLOVERINTERRUPT 0
|
|
#define MW_HRTIM_TIMERAOUTPUT1RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERAOUTPUT2RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERAOUTPUT1SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERAOUTPUT2SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERACAPTURE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERACAPTURE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERAUPDATEEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERAREPETITIONEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERACOMPARE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERACOMPARE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERACOMPARE3EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERACOMPARE4EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBDELAYEDPROTECTIONINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBRESETROLLOVERINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBOUTPUT1RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBOUTPUT2RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBOUTPUT1SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBOUTPUT2SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBCAPTURE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBCAPTURE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBUPDATEEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBREPETITIONEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBCOMPARE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBCOMPARE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBCOMPARE3EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERBCOMPARE4EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCDELAYEDPROTECTIONINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCRESETROLLOVERINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCOUTPUT1RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCOUTPUT2RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCOUTPUT1SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCOUTPUT2SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCCAPTURE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCCAPTURE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCUPDATEEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCREPETITIONEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCCOMPARE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCCOMPARE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCCOMPARE3EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERCCOMPARE4EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDDELAYEDPROTECTIONINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDRESETROLLOVERINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDOUTPUT1RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDOUTPUT2RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDOUTPUT1SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDOUTPUT2SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDCAPTURE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDCAPTURE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDUPDATEEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDREPETITIONEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDCOMPARE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDCOMPARE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDCOMPARE3EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERDCOMPARE4EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMEREDELAYEDPROTECTIONINTERRUPT 0
|
|
#define MW_HRTIM_TIMERERESETROLLOVERINTERRUPT 0
|
|
#define MW_HRTIM_TIMEREOUTPUT1RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMEREOUTPUT2RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMEREOUTPUT1SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMEREOUTPUT2SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERECAPTURE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERECAPTURE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMEREUPDATEEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMEREREPETITIONEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERECOMPARE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERECOMPARE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERECOMPARE3EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERECOMPARE4EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFDELAYEDPROTECTIONINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFRESETROLLOVERINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFOUTPUT1RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFOUTPUT2RESETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFOUTPUT1SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFOUTPUT2SETINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFCAPTURE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFCAPTURE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFUPDATEEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFREPETITIONEVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFCOMPARE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFCOMPARE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFCOMPARE3EVENTINTERRUPT 0
|
|
#define MW_HRTIM_TIMERFCOMPARE4EVENTINTERRUPT 0
|
|
#define MW_HRTIM_MAINTIMERRREGISTERUPDATEINTERRUPT 0
|
|
#define MW_HRTIM_MAINTIMERSYNCEVENTINTERRUPT 0
|
|
#define MW_HRTIM_MAINTIMERREPETITIONEVENTINTERRUPT 0
|
|
#define MW_HRTIM_MAINTIMERCOMPARE1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_MAINTIMERCOMPARE2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_MAINTIMERCOMPARE3EVENTINTERRUPT 0
|
|
#define MW_HRTIM_MAINTIMERCOMPARE4EVENTINTERRUPT 0
|
|
#define MW_HRTIM_DLLCALDONEINTERRUPT 0
|
|
#define MW_HRTIM_BURSTPRDDONETINTERRUPT 0
|
|
#define MW_HRTIM_SYSFAULTEVENTINTERRUPT 0
|
|
#define MW_HRTIM_FAULT1EVENTINTERRUPT 0
|
|
#define MW_HRTIM_FAULT2EVENTINTERRUPT 0
|
|
#define MW_HRTIM_FAULT3EVENTINTERRUPT 0
|
|
#define MW_HRTIM_FAULT4EVENTINTERRUPT 0
|
|
#define MW_HRTIM_FAULT5EVENTINTERRUPT 0
|
|
#define MW_TIMER_TIMERGROUP 0
|
|
#define MW_TIMER_TIM1CONFIGUREMODULE 1
|
|
#define MW_TIMER_TIM8CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM20CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM2CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM3CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM4CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM5CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM19CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM6CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM7CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM18CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM12CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM13CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM14CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM15CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM16CONFIGUREMODULE 48
|
|
#define MW_TIMER_TIM17CONFIGUREMODULE 48
|
|
#define MW_TIM1_STARTTIMER 49
|
|
#define MW_TIM1_TRIGGERINTERRUPT 48
|
|
#define MW_TIM1_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM1_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM1_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM1_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM1_UPDATEINTERRUPT 48
|
|
#define MW_TIM1_BREAKINTERRUPT 48
|
|
#define MW_TIM1_COMINTERRUPT 48
|
|
#define MW_TIM8_STARTTIMER 49
|
|
#define MW_TIM8_TRIGGERINTERRUPT 48
|
|
#define MW_TIM8_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM8_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM8_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM8_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM8_UPDATEINTERRUPT 48
|
|
#define MW_TIM8_BREAKINTERRUPT 48
|
|
#define MW_TIM8_COMINTERRUPT 48
|
|
#define MW_TIM20_STARTTIMER 49
|
|
#define MW_TIM20_TRIGGERINTERRUPT 48
|
|
#define MW_TIM20_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM20_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM20_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM20_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM20_UPDATEINTERRUPT 48
|
|
#define MW_TIM20_BREAKINTERRUPT 48
|
|
#define MW_TIM20_COMINTERRUPT 48
|
|
#define MW_TIM2_STARTTIMER 49
|
|
#define MW_TIM2_TRIGGERINTERRUPT 48
|
|
#define MW_TIM2_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM2_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM2_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM2_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM2_UPDATEINTERRUPT 48
|
|
#define MW_TIM3_STARTTIMER 49
|
|
#define MW_TIM3_TRIGGERINTERRUPT 48
|
|
#define MW_TIM3_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM3_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM3_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM3_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM3_UPDATEINTERRUPT 48
|
|
#define MW_TIM4_STARTTIMER 49
|
|
#define MW_TIM4_TRIGGERINTERRUPT 48
|
|
#define MW_TIM4_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM4_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM4_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM4_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM4_UPDATEINTERRUPT 48
|
|
#define MW_TIM5_STARTTIMER 49
|
|
#define MW_TIM5_TRIGGERINTERRUPT 48
|
|
#define MW_TIM5_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM5_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM5_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM5_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM5_UPDATEINTERRUPT 48
|
|
#define MW_TIM19_STARTTIMER 49
|
|
#define MW_TIM19_TRIGGERINTERRUPT 48
|
|
#define MW_TIM19_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM19_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM19_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM19_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM19_UPDATEINTERRUPT 48
|
|
#define MW_TIM6_STARTTIMER 49
|
|
#define MW_TIM6_UPDATEINTERRUPT 48
|
|
#define MW_TIM7_STARTTIMER 49
|
|
#define MW_TIM7_UPDATEINTERRUPT 48
|
|
#define MW_TIM18_STARTTIMER 49
|
|
#define MW_TIM18_UPDATEINTERRUPT 48
|
|
#define MW_TIM12_STARTTIMER 49
|
|
#define MW_TIM12_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM12_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM12_UPDATEINTERRUPT 48
|
|
#define MW_TIM13_STARTTIMER 49
|
|
#define MW_TIM13_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM13_UPDATEINTERRUPT 48
|
|
#define MW_TIM14_STARTTIMER 49
|
|
#define MW_TIM14_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM14_UPDATEINTERRUPT 48
|
|
#define MW_TIM15_STARTTIMER 49
|
|
#define MW_TIM15_TRIGGERINTERRUPT 48
|
|
#define MW_TIM15_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM15_CAPTURECOMPARE2INTERRUPT 48
|
|
#define MW_TIM15_CAPTURECOMPARE3INTERRUPT 48
|
|
#define MW_TIM15_CAPTURECOMPARE4INTERRUPT 48
|
|
#define MW_TIM15_UPDATEINTERRUPT 48
|
|
#define MW_TIM15_BREAKINTERRUPT 48
|
|
#define MW_TIM15_COMINTERRUPT 48
|
|
#define MW_TIM16_STARTTIMER 49
|
|
#define MW_TIM16_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM16_UPDATEINTERRUPT 48
|
|
#define MW_TIM17_STARTTIMER 49
|
|
#define MW_TIM17_CAPTURECOMPARE1INTERRUPT 48
|
|
#define MW_TIM17_UPDATEINTERRUPT 48
|
|
#define MW_CAN_MODULE 0
|
|
#define MW_CAN1_BAUDRATE 1000000
|
|
#define MW_CAN1_CONFIGUREINTENRX 0
|
|
#define MW_CAN1_CONFIGUREINTFIFO0RX 0
|
|
#define MW_CAN1_ENABLEFIFO0MSGPENDINGINTR 0
|
|
#define MW_CAN1_ENABLEFIFO0FULLINTR 0
|
|
#define MW_CAN1_ENABLEFIFO0OVRINTR 0
|
|
#define MW_CAN1_CONFIGUREINTFIFO1RX 0
|
|
#define MW_CAN1_ENABLEFIFO1MSGPENDINGINTR 0
|
|
#define MW_CAN1_ENABLEFIFO1FULLINTR 0
|
|
#define MW_CAN1_ENABLEFIFO1OVRINTR 0
|
|
#define MW_CAN1_CONFIGUREINTENTX 0
|
|
#define MW_CAN1_ENABLETXMAILBOXEMPTYINTR 0
|
|
#define MW_CAN1_CONFIGUREINTENOTHER 0
|
|
#define MW_CAN1_ENABLEERRWARNINTR 0
|
|
#define MW_CAN1_ENABLEERRPASSIVEINTR 0
|
|
#define MW_CAN1_ENABLEBUSOFFINTR 0
|
|
#define MW_CAN1_ENABLELASTERRCODEINTR 0
|
|
#define MW_CAN1_ENABLEWAKEUPINTR 0
|
|
#define MW_CAN1_ENABLESLEEPACKINTR 0
|
|
#define MW_CAN1_ACCEPTALLMESSAGES 1
|
|
#define MW_CAN1_FILTERBANKNUMBER 0
|
|
#define MW_CAN1_ENABLEFILTERBANK00 0
|
|
#define MW_CAN1_SCALE00 0
|
|
#define MW_CAN1_MODE00 0
|
|
#define MW_CAN1_FIFOASSIGNMENT00 0
|
|
#define MW_CAN1_IDTYPE00 0
|
|
#define MW_CAN1_ID1_00 0
|
|
#define MW_CAN1_MASK1_00 0
|
|
#define MW_CAN1_ID2_00 0
|
|
#define MW_CAN1_MASK2_00 0
|
|
#define MW_CAN1_ID3_00 0
|
|
#define MW_CAN1_ID4_00 0
|
|
#define MW_CAN1_ENABLEFILTERBANK01 0
|
|
#define MW_CAN1_SCALE01 0
|
|
#define MW_CAN1_MODE01 0
|
|
#define MW_CAN1_FIFOASSIGNMENT01 0
|
|
#define MW_CAN1_IDTYPE01 0
|
|
#define MW_CAN1_ID1_01 0
|
|
#define MW_CAN1_MASK1_01 0
|
|
#define MW_CAN1_ID2_01 0
|
|
#define MW_CAN1_MASK2_01 0
|
|
#define MW_CAN1_ID3_01 0
|
|
#define MW_CAN1_ID4_01 0
|
|
#define MW_CAN1_ENABLEFILTERBANK02 0
|
|
#define MW_CAN1_SCALE02 0
|
|
#define MW_CAN1_MODE02 0
|
|
#define MW_CAN1_FIFOASSIGNMENT02 0
|
|
#define MW_CAN1_IDTYPE02 0
|
|
#define MW_CAN1_ID1_02 0
|
|
#define MW_CAN1_MASK1_02 0
|
|
#define MW_CAN1_ID2_02 0
|
|
#define MW_CAN1_MASK2_02 0
|
|
#define MW_CAN1_ID3_02 0
|
|
#define MW_CAN1_ID4_02 0
|
|
#define MW_CAN1_ENABLEFILTERBANK03 0
|
|
#define MW_CAN1_SCALE03 0
|
|
#define MW_CAN1_MODE03 0
|
|
#define MW_CAN1_FIFOASSIGNMENT03 0
|
|
#define MW_CAN1_IDTYPE03 0
|
|
#define MW_CAN1_ID1_03 0
|
|
#define MW_CAN1_MASK1_03 0
|
|
#define MW_CAN1_ID2_03 0
|
|
#define MW_CAN1_MASK2_03 0
|
|
#define MW_CAN1_ID3_03 0
|
|
#define MW_CAN1_ID4_03 0
|
|
#define MW_CAN1_ENABLEFILTERBANK04 0
|
|
#define MW_CAN1_SCALE04 0
|
|
#define MW_CAN1_MODE04 0
|
|
#define MW_CAN1_FIFOASSIGNMENT04 0
|
|
#define MW_CAN1_IDTYPE04 0
|
|
#define MW_CAN1_ID1_04 0
|
|
#define MW_CAN1_MASK1_04 0
|
|
#define MW_CAN1_ID2_04 0
|
|
#define MW_CAN1_MASK2_04 0
|
|
#define MW_CAN1_ID3_04 0
|
|
#define MW_CAN1_ID4_04 0
|
|
#define MW_CAN1_ENABLEFILTERBANK05 0
|
|
#define MW_CAN1_SCALE05 0
|
|
#define MW_CAN1_MODE05 0
|
|
#define MW_CAN1_FIFOASSIGNMENT05 0
|
|
#define MW_CAN1_IDTYPE05 0
|
|
#define MW_CAN1_ID1_05 0
|
|
#define MW_CAN1_MASK1_05 0
|
|
#define MW_CAN1_ID2_05 0
|
|
#define MW_CAN1_MASK2_05 0
|
|
#define MW_CAN1_ID3_05 0
|
|
#define MW_CAN1_ID4_05 0
|
|
#define MW_CAN1_ENABLEFILTERBANK06 0
|
|
#define MW_CAN1_SCALE06 0
|
|
#define MW_CAN1_MODE06 0
|
|
#define MW_CAN1_FIFOASSIGNMENT06 0
|
|
#define MW_CAN1_IDTYPE06 0
|
|
#define MW_CAN1_ID1_06 0
|
|
#define MW_CAN1_MASK1_06 0
|
|
#define MW_CAN1_ID2_06 0
|
|
#define MW_CAN1_MASK2_06 0
|
|
#define MW_CAN1_ID3_06 0
|
|
#define MW_CAN1_ID4_06 0
|
|
#define MW_CAN1_ENABLEFILTERBANK07 0
|
|
#define MW_CAN1_SCALE07 0
|
|
#define MW_CAN1_MODE07 0
|
|
#define MW_CAN1_FIFOASSIGNMENT07 0
|
|
#define MW_CAN1_IDTYPE07 0
|
|
#define MW_CAN1_ID1_07 0
|
|
#define MW_CAN1_MASK1_07 0
|
|
#define MW_CAN1_ID2_07 0
|
|
#define MW_CAN1_MASK2_07 0
|
|
#define MW_CAN1_ID3_07 0
|
|
#define MW_CAN1_ID4_07 0
|
|
#define MW_CAN1_ENABLEFILTERBANK08 0
|
|
#define MW_CAN1_SCALE08 0
|
|
#define MW_CAN1_MODE08 0
|
|
#define MW_CAN1_FIFOASSIGNMENT08 0
|
|
#define MW_CAN1_IDTYPE08 0
|
|
#define MW_CAN1_ID1_08 0
|
|
#define MW_CAN1_MASK1_08 0
|
|
#define MW_CAN1_ID2_08 0
|
|
#define MW_CAN1_MASK2_08 0
|
|
#define MW_CAN1_ID3_08 0
|
|
#define MW_CAN1_ID4_08 0
|
|
#define MW_CAN1_ENABLEFILTERBANK09 0
|
|
#define MW_CAN1_SCALE09 0
|
|
#define MW_CAN1_MODE09 0
|
|
#define MW_CAN1_FIFOASSIGNMENT09 0
|
|
#define MW_CAN1_IDTYPE09 0
|
|
#define MW_CAN1_ID1_09 0
|
|
#define MW_CAN1_MASK1_09 0
|
|
#define MW_CAN1_ID2_09 0
|
|
#define MW_CAN1_MASK2_09 0
|
|
#define MW_CAN1_ID3_09 0
|
|
#define MW_CAN1_ID4_09 0
|
|
#define MW_CAN1_ENABLEFILTERBANK10 0
|
|
#define MW_CAN1_SCALE10 0
|
|
#define MW_CAN1_MODE10 0
|
|
#define MW_CAN1_FIFOASSIGNMENT10 0
|
|
#define MW_CAN1_IDTYPE10 0
|
|
#define MW_CAN1_ID1_10 0
|
|
#define MW_CAN1_MASK1_10 0
|
|
#define MW_CAN1_ID2_10 0
|
|
#define MW_CAN1_MASK2_10 0
|
|
#define MW_CAN1_ID3_10 0
|
|
#define MW_CAN1_ID4_10 0
|
|
#define MW_CAN1_ENABLEFILTERBANK11 0
|
|
#define MW_CAN1_SCALE11 0
|
|
#define MW_CAN1_MODE11 0
|
|
#define MW_CAN1_FIFOASSIGNMENT11 0
|
|
#define MW_CAN1_IDTYPE11 0
|
|
#define MW_CAN1_ID1_11 0
|
|
#define MW_CAN1_MASK1_11 0
|
|
#define MW_CAN1_ID2_11 0
|
|
#define MW_CAN1_MASK2_11 0
|
|
#define MW_CAN1_ID3_11 0
|
|
#define MW_CAN1_ID4_11 0
|
|
#define MW_CAN1_ENABLEFILTERBANK12 0
|
|
#define MW_CAN1_SCALE12 0
|
|
#define MW_CAN1_MODE12 0
|
|
#define MW_CAN1_FIFOASSIGNMENT12 0
|
|
#define MW_CAN1_IDTYPE12 0
|
|
#define MW_CAN1_ID1_12 0
|
|
#define MW_CAN1_MASK1_12 0
|
|
#define MW_CAN1_ID2_12 0
|
|
#define MW_CAN1_MASK2_12 0
|
|
#define MW_CAN1_ID3_12 0
|
|
#define MW_CAN1_ID4_12 0
|
|
#define MW_CAN1_ENABLEFILTERBANK13 0
|
|
#define MW_CAN1_SCALE13 0
|
|
#define MW_CAN1_MODE13 0
|
|
#define MW_CAN1_FIFOASSIGNMENT13 0
|
|
#define MW_CAN1_IDTYPE13 0
|
|
#define MW_CAN1_ID1_13 0
|
|
#define MW_CAN1_MASK1_13 0
|
|
#define MW_CAN1_ID2_13 0
|
|
#define MW_CAN1_MASK2_13 0
|
|
#define MW_CAN1_ID3_13 0
|
|
#define MW_CAN1_ID4_13 0
|
|
#define MW_SENSOR_FILELOCATION stm32cube.sensors
|
|
#define MW_IOBLOCKSMODE deployed
|
|
#define MW_DATAVERSION 2016.02
|
|
|
|
#endif /* __MW_TARGET_HARDWARE_RESOURCES_H__ */
|
|
|
|
#endif
|
|
|
|
#endif
|