7iwind/rk3506_nav
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

x

Browse Source
This commit is contained in:
7iwind
2026-10-15 00:20:57 +08:00
parent ac85bb20d2
commit fea924847b
13 changed files with 4 additions and 9486 deletions
Download Patch File Download Diff File Expand all files Collapse all files
.gitignore
+4 -1
View File
@@ -39,4 +39,7 @@ Desktop.ini
*.log*
*.rpt
*.rpt*
*.tag
*.tag
allegro/*.dat
RK3506_NAV.DSN
BIN
View File
Binary file not shown.
allegro/chipsview.dat
-7670
View File
File diff suppressed because it is too large Load Diff
allegro/cmbcview.dat
BIN
View File
Binary file not shown.
allegro/cmdbview.dat
BIN
View File
Binary file not shown.
allegro/compview.dat
-121
View File
@@ -1,121 +0,0 @@
A!REFDES!COMP_REUSE_ID!COMP_SIGNAL_MODEL!COMP_NO_XNET_CONNECTION!COMP_PARENT_PPT!COMP_SYMBOL_EDITED!COMP_PARENT_PPT_PART!COMP_EMBEDDED_PLACEMENT!COMP_RKO_NUM_LAYERS!COMP_RKO_SHORT_SIDE_OVERSIZE!COMP_RKO_LONG_SIDE_OVERSIZE!COMP_RKO_REF_LAYER!COMP_ASI_MODEL!
J!w:/rk3506_nav/rk3506_nav.brd!Sun Aug 16 23:49:47 2026!-100.0000!-100.0000!100.0000!100.0000!0.0001!millimeters!RK3506_NAV!28.800000 mil!4!OUT OF DATE!
S!FB3!!!!!!!!!!!!!
S!FB4!!!!!!!!!!!!!
S!R5!!!!!!!!!!!!!
S!R6!!!!!!!!!!!!!
S!X2!!!!!!!!!!!!!
S!X3!!!!!!!!!!!!!
S!U20!!!!!!!!!!!!!
S!U19!!!!!!!!!!!!!
S!C11!!!!!!!!!!!!!
S!C12!!!!!!!!!!!!!
S!C28!!!!!!!!!!!!!
S!C14!!!!!!!!!!!!!
S!C29!!!!!!!!!!!!!
S!C30!!!!!!!!!!!!!
S!C31!!!!!!!!!!!!!
S!C17!!!!!!!!!!!!!
S!C18!!!!!!!!!!!!!
S!C19!!!!!!!!!!!!!
S!C20!!!!!!!!!!!!!
S!C21!!!!!!!!!!!!!
S!C22!!!!!!!!!!!!!
S!C23!!!!!!!!!!!!!
S!C24!!!!!!!!!!!!!
S!C25!!!!!!!!!!!!!
S!C26!!!!!!!!!!!!!
S!C27!!!!!!!!!!!!!
S!C65!!!!!!!!!!!!!
S!C67!!!!!!!!!!!!!
S!C68!!!!!!!!!!!!!
S!C69!!!!!!!!!!!!!
S!C70!!!!!!!!!!!!!
S!C71!!!!!!!!!!!!!
S!C72!!!!!!!!!!!!!
S!C73!!!!!!!!!!!!!
S!C32!!!!!!!!!!!!!
S!C43!!!!!!!!!!!!!
S!C53!!!!!!!!!!!!!
S!C62!!!!!!!!!!!!!
S!C46!!!!!!!!!!!!!
S!C48!!!!!!!!!!!!!
S!C51!!!!!!!!!!!!!
S!C55!!!!!!!!!!!!!
S!C58!!!!!!!!!!!!!
S!C61!!!!!!!!!!!!!
S!C63!!!!!!!!!!!!!
S!FB1!!!!!!!!!!!!!
S!FB2!!!!!!!!!!!!!
S!R10!!!!!!!!!!!!!
S!R11!!!!!!!!!!!!!
S!R12!!!!!!!!!!!!!
S!R14!!!!!!!!!!!!!
S!R16!!!!!!!!!!!!!
S!R17!!!!!!!!!!!!!
S!R19!!!!!!!!!!!!!
S!R20!!!!!!!!!!!!!
S!R21!!!!!!!!!!!!!
S!R13!!!!!!!!!!!!!
S!R7!!!!!!!!!!!!!
S!R15!!!!!!!!!!!!!
S!R18!!!!!!!!!!!!!
S!R2!!!!!!!!!!!!!
S!R3!!!!!!!!!!!!!
S!R4!!!!!!!!!!!!!
S!R23!!!!!!!!!!!!!
S!R24!!!!!!!!!!!!!
S!R25!!!!!!!!!!!!!
S!J2!!!!!!!!!!!!!
S!J3!!!!!!!!!!!!!
S!U11!!!!!!!!!!!!!
S!U12!!!!!!!!!!!!!
S!U13!!!!!!!!!!!!!
S!U14!!!!!!!!!!!!!
S!U15!!!!!!!!!!!!!
S!U16!!!!!!!!!!!!!
S!U10!!!!!!!!!!!!!
S!C1!!!!!!!!!!!!!
S!C2!!!!!!!!!!!!!
S!C10!!!!!!!!!!!!!
S!C9!!!!!!!!!!!!!
S!C64!!!!!!!!!!!!!
S!C66!!!!!!!!!!!!!
S!C74!!!!!!!!!!!!!
S!C75!!!!!!!!!!!!!
S!C76!!!!!!!!!!!!!
S!C77!!!!!!!!!!!!!
S!C78!!!!!!!!!!!!!
S!C13!!!!!!!!!!!!!
S!C15!!!!!!!!!!!!!
S!C16!!!!!!!!!!!!!
S!C33!!!!!!!!!!!!!
S!C34!!!!!!!!!!!!!
S!C35!!!!!!!!!!!!!
S!C36!!!!!!!!!!!!!
S!C37!!!!!!!!!!!!!
S!C42!!!!!!!!!!!!!
S!C44!!!!!!!!!!!!!
S!C45!!!!!!!!!!!!!
S!C47!!!!!!!!!!!!!
S!C49!!!!!!!!!!!!!
S!C50!!!!!!!!!!!!!
S!C52!!!!!!!!!!!!!
S!C54!!!!!!!!!!!!!
S!C56!!!!!!!!!!!!!
S!C57!!!!!!!!!!!!!
S!C59!!!!!!!!!!!!!
S!C60!!!!!!!!!!!!!
S!C3!!!!!!!!!!!!!
S!C4!!!!!!!!!!!!!
S!C5!!!!!!!!!!!!!
S!C6!!!!!!!!!!!!!
S!C7!!!!!!!!!!!!!
S!C8!!!!!!!!!!!!!
S!J1!!!!!!!!!!!!!
S!R1!!!!!!!!!!!!!
S!U1!!!!!!!!!!!!!
S!U17!!!!!!!!!!!!!
S!U18!!!!!!!!!!!!!
S!U9!!!!!!!!!!!!!
S!X1!!!!!!!!!!!!!
allegro/feedbackview.cdsz
BIN
View File
Binary file not shown.
allegro/funcView.dat
-141
View File
@@ -1,141 +0,0 @@
A!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!REFDES!FUNC_PRIM_FILE!COMP_PARENT_PPT!COMP_PARENT_PPT_PART!COMP_PARENT_PART_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!FUNC_GROUP!FUNC_ROOM!FUNC_TERM_IDENT!FUNC_CDS_FSP_INSTANCE_ID!FUNC_CDS_FSP_IS_FPGA!FUNC_CDS_FSP_UID!
J!w:/rk3506_nav/rk3506_nav.brd!Sun Aug 16 23:49:47 2026!-100.0000!-100.0000!100.0000!100.0000!0.0001!millimeters!RK3506_NAV!28.800000 mil!4!OUT OF DATE!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16795380\@\QF_DISCRETE\.\BEAD.Normal\(chips)!BEAD_L0402_6.8NH!FB3!.\chipsView.dat!!!!!!F57!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16798413\@\QF_DISCRETE\.\BEAD.Normal\(chips)!BEAD_L0402_6.8NH!FB4!.\chipsView.dat!!!!!!F56!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16780784\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_49.9R!R5!.\chipsView.dat!!!!!!F33!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16780833\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_49.9R!R6!.\chipsView.dat!!!!!!F32!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16802710\@\QF_XTAL\.\XTAL-4P.Normal\(chips)!XTAL-4P_XTAL3225_12MHZ!X2!.\chipsView.dat!!!!!!F1!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16813509\@\QF_XTAL\.\XTAL-4P.Normal\(chips)!XTAL-4P_XTAL3225_30MHZ!X3!.\chipsView.dat!!!!!!F0!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16795323\@\QF_IC\.\CH334P.Normal\(chips)!CH334P_QFN16_050_300X300_CH334P!U20!.\chipsView.dat!!!!!!F8!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16793506\@\QF_IC\.\CH9344QA.Normal\(chips)!CH9344Q_LQFP48_050_700X700_(S1+S2+S3+S4+S5)_CH9344Q!U19!.\chipsView.dat!!!!!!F12!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16793551\@\QF_IC\.\CH9344QB.Normal\(chips)!CH9344Q_LQFP48_050_700X700_(S1+S2+S3+S4+S5)_CH9344Q!U19!.\chipsView.dat!!!!!!F11!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16793582\@\QF_IC\.\CH9344QC.Normal\(chips)!CH9344Q_LQFP48_050_700X700_(S1+S2+S3+S4+S5)_CH9344Q!U19!.\chipsView.dat!!!!!!F10!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16793591\@\QF_IC\.\CH9344QD.Normal\(chips)!CH9344Q_LQFP48_050_700X700_(S1+S2+S3+S4+S5)_CH9344Q!U19!.\chipsView.dat!!!!!!F9!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16793606\@\QF_IC\.\CH9344QE.Normal\(chips)!CH9344Q_LQFP48_050_700X700_(S1+S2+S3+S4+S5)_CH9344Q!U19!.\chipsView.dat!!!!!!TF-124!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS60874\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100PF!C11!.\chipsView.dat!!!!!!F129!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS61194\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100PF!C12!.\chipsView.dat!!!!!!F128!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16780189\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100PF!C28!.\chipsView.dat!!!!!!F127!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS64015\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_10UF!C14!.\chipsView.dat!!!!!!F97!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781112\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_10UF!C29!.\chipsView.dat!!!!!!F96!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781131\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_10UF!C30!.\chipsView.dat!!!!!!F95!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781150\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_10UF!C31!.\chipsView.dat!!!!!!F94!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16774421\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_BGA_DISCRETE_4.7NF!C17!.\chipsView.dat!!!!!!F93!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16774477\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_BGA_DISCRETE_1NF!C18!.\chipsView.dat!!!!!!F92!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16774613\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_BGA_DISCRETE_1UF!C19!.\chipsView.dat!!!!!!F91!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16774705\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_100NF!C20!.\chipsView.dat!!!!!!F90!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16778769\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1NF!C21!.\chipsView.dat!!!!!!F89!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16778930\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1NF!C22!.\chipsView.dat!!!!!!F88!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16778954\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1NF!C23!.\chipsView.dat!!!!!!F87!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16779229\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1NF!C24!.\chipsView.dat!!!!!!F86!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16779248\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1NF!C25!.\chipsView.dat!!!!!!F85!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16779458\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1NF!C26!.\chipsView.dat!!!!!!F84!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16779568\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1NF!C27!.\chipsView.dat!!!!!!F83!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16798096\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C65!.\chipsView.dat!!!!!!F78!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16798457\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C67!.\chipsView.dat!!!!!!F77!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16801052\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C68!.\chipsView.dat!!!!!!F76!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16801070\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C69!.\chipsView.dat!!!!!!F75!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16814832\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C70!.\chipsView.dat!!!!!!F74!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16814921\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C71!.\chipsView.dat!!!!!!F73!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16814989\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C72!.\chipsView.dat!!!!!!F72!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16815011\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C73!.\chipsView.dat!!!!!!F71!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781169\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C32!.\chipsView.dat!!!!!!F82!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16788606\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C43!.\chipsView.dat!!!!!!F81!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789896\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C53!.\chipsView.dat!!!!!!F80!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16792411\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_1UF!C62!.\chipsView.dat!!!!!!F79!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16788776\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_4.7UF!C46!.\chipsView.dat!!!!!!F70!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789021\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_4.7UF!C48!.\chipsView.dat!!!!!!F69!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789838\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_4.7UF!C51!.\chipsView.dat!!!!!!F68!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789946\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_4.7UF!C55!.\chipsView.dat!!!!!!F67!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16791417\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_4.7UF!C58!.\chipsView.dat!!!!!!F65!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16791929\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_4.7UF!C61!.\chipsView.dat!!!!!!F64!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16793157\@\QF_DISCRETE\.\CAP NP_NC.Normal\(chips)!CAP NP_NC_C0402_DISCRETE_10PF/NC!C63!.\chipsView.dat!!!!!!F62!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16790442\@\QF_DISCRETE\.\BEAD.Normal\(chips)!BEAD_L0603_0R!FB1!.\chipsView.dat!!!!!!F59!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16790635\@\QF_DISCRETE\.\BEAD.Normal\(chips)!BEAD_L0603_0R!FB2!.\chipsView.dat!!!!!!F58!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16785432\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R10!.\chipsView.dat!!!!!!F52!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16785470\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R11!.\chipsView.dat!!!!!!F51!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16785611\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R12!.\chipsView.dat!!!!!!F50!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16785670\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R14!.\chipsView.dat!!!!!!F49!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16786089\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R16!.\chipsView.dat!!!!!!F48!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16786101\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R17!.\chipsView.dat!!!!!!F47!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16786347\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R19!.\chipsView.dat!!!!!!F46!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16786363\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R20!.\chipsView.dat!!!!!!F45!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16786462\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_10K!R21!.\chipsView.dat!!!!!!F44!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16785633\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_12.1K!R13!.\chipsView.dat!!!!!!F43!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16784995\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_12.1K!R7!.\chipsView.dat!!!!!!F42!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16785907\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_0R!R15!.\chipsView.dat!!!!!!F41!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16786204\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_0R!R18!.\chipsView.dat!!!!!!F40!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16777695\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_240R!R2!.\chipsView.dat!!!!!!F39!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16779393\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_240R!R3!.\chipsView.dat!!!!!!F38!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16779420\@\QF_DISCRETE\.\RESISTOR.Normal\(chips)!RESISTOR_R0402_DISCRETE_240R!R4!.\chipsView.dat!!!!!!F37!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16792656\@\QF_DISCRETE\.\RESISTOR_NC.Normal\(chips)!RESISTOR_NC_R0402_DISCRETE_10K/NC!R23!.\chipsView.dat!!!!!!F36!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16792697\@\QF_DISCRETE\.\RESISTOR_NC.Normal\(chips)!RESISTOR_NC_R0402_DISCRETE_10K/NC!R24!.\chipsView.dat!!!!!!F35!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16792716\@\QF_DISCRETE\.\RESISTOR_NC.Normal\(chips)!RESISTOR_NC_R0402_DISCRETE_10K/NC!R25!.\chipsView.dat!!!!!!F34!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS60593\@\QF_ANT\.\MMCX-180.Normal\(chips)!MMCX-180_MMCX-180_50OHM!J2!.\chipsView.dat!!!!!!F55!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS60619\@\QF_ANT\.\MMCX-180.Normal\(chips)!MMCX-180_MMCX-180_50OHM!J3!.\chipsView.dat!!!!!!F54!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS55441\@d.s(v)!TLV62569DBVR_SOT_23_5_TLV62569DBV!U11!.\chipsView.dat!!!!!!F22!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS55469\@d.s(v)!TLV62569DBVR_SOT_23_5_TLV62569DBV!U12!.\chipsView.dat!!!!!!F21!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS55497\@d.s(v)!TLV62569DBVR_SOT_23_5_TLV62569DBV!U13!.\chipsView.dat!!!!!!F20!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS55525\@d.s(v)!TLV62569DBVR_SOT_23_5_TLV62569DBV!U14!.\chipsView.dat!!!!!!F19!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS55553\@d.s(v)!TLV62569DBVR_SOT_23_5_TLV62569DBV!U15!.\chipsView.dat!!!!!!F18!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS57948\@\QF_IC\.\INAND_EMMC_153_2LA.Normal\(chips)!INAND_EMMC_153_2L_BGA153_050_1150X1300_INAND_EMMC_153_2L!U16!.\chipsView.dat!!!!!!F17!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS58273\@\QF_IC\.\INAND_EMMC_153_2LB.Normal\(chips)!INAND_EMMC_153_2L_BGA153_050_1150X1300_INAND_EMMC_153_2L!U16!.\chipsView.dat!!!!!!TF-39!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS55212\@\QF_IC\.\DDR3_16bit.Normal\(chips)!DDR3_16BIT_FBGA96_14R00X11R00X1R20_DDR3_16BIT!U10!.\chipsView.dat!!!!!!F23!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS19387\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_18PF!C1!.\chipsView.dat!!!!!!F133!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS19709\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_18PF!C2!.\chipsView.dat!!!!!!F132!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS41270\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_BGA_DISCRETE_10UF!C10!.\chipsView.dat!!!!!!F131!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS40428\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_BGA_DISCRETE_10UF!C9!.\chipsView.dat!!!!!!F130!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16798073\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C64!.\chipsView.dat!!!!!!F104!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16798427\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C66!.\chipsView.dat!!!!!!F103!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16815092\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C74!.\chipsView.dat!!!!!!F102!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16815114\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C75!.\chipsView.dat!!!!!!F101!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16815620\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C76!.\chipsView.dat!!!!!!F100!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16815666\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C77!.\chipsView.dat!!!!!!F99!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16815701\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C78!.\chipsView.dat!!!!!!F98!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS63979\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C13!.\chipsView.dat!!!!!!F126!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS69589\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C15!.\chipsView.dat!!!!!!F125!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS69901\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C16!.\chipsView.dat!!!!!!F124!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781188\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C33!.\chipsView.dat!!!!!!F122!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781207\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C34!.\chipsView.dat!!!!!!F121!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781226\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C35!.\chipsView.dat!!!!!!F120!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781245\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C36!.\chipsView.dat!!!!!!F119!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16781264\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C37!.\chipsView.dat!!!!!!F118!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16787638\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C42!.\chipsView.dat!!!!!!F116!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16788730\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C44!.\chipsView.dat!!!!!!F115!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16788748\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C45!.\chipsView.dat!!!!!!F114!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789003\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C47!.\chipsView.dat!!!!!!F113!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789780\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C49!.\chipsView.dat!!!!!!F112!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789810\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C50!.\chipsView.dat!!!!!!F111!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789864\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C52!.\chipsView.dat!!!!!!F110!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16789920\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C54!.\chipsView.dat!!!!!!F109!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16791351\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C56!.\chipsView.dat!!!!!!F108!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16791389\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C57!.\chipsView.dat!!!!!!F107!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16791893\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C59!.\chipsView.dat!!!!!!F106!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16791911\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C60!.\chipsView.dat!!!!!!F105!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS19878\@\DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C3!.\chipsView.dat!!!!!!F123!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS35873\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_100NF!C4!.\chipsView.dat!!!!!!F117!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS35933\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_DISCRETE_10UF!C5!.\chipsView.dat!!!!!!F66!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS35977\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0603_DISCRETE_22UF!C6!.\chipsView.dat!!!!!!F63!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS40356\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_BGA_DISCRETE_100NF!C7!.\chipsView.dat!!!!!!F61!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS40392\@\QF_DISCRETE\.\CAP NP.Normal\(chips)!CAP NP_C0402_BGA_DISCRETE_100NF!C8!.\chipsView.dat!!!!!!F60!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS33975\@\B2BCONNECTOR\.\LSHM-140-030-L-DV-A-N-TR.Normal\(chips)!LSHM-140-030-L-DV-A-N-TR_SAMTEC_LSHM-140-030-L-DV-A-N-TR_LSHM-140-030-L-DV-A-N-TR!J1!.\chipsView.dat!!!!!!TF-27!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS19332\@\DISCRETE\.\R.Normal\(chips)!R_R0402_DISCRETE_1M!R1!.\chipsView.dat!!!!!!F53!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS13961\@\LIBRARY\.\SOC_RK3506BA.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!F31!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16006\@\LIBRARY\.\SOC_RK3506BB.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!TF-24!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS16199\@\LIBRARY\.\SOC_RK3506BC.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!TF-23!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS15385\@\LIBRARY\.\SOC_RK3506BD.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!F30!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS15310\@\LIBRARY\.\SOC_RK3506BE.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!F29!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS15781\@\LIBRARY\.\SOC_RK3506BF.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!F28!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS15156\@\LIBRARY\.\SOC_RK3506BG.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!F27!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS15564\@\LIBRARY\.\SOC_RK3506BH.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!F26!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS14255\@\LIBRARY\.\SOC_RK3506BI.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!F25!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS14712\@\LIBRARY\.\SOC_RK3506BJ.Normal\(chips)!SOC_RK3506B_BGA333_13R30X11R30X1R25__SOC_RK3506B!U1!.\chipsView.dat!!!!!!F24!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS71204\@d.s(v)!LAN8720A-CP-ABC_QFN24-6X6_MC_MCH_LAN8720A-CP-ABC!U17!.\chipsView.dat!!!!!!F16!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS71271\@d.s(v)!LAN8720A-CP-ABC_QFN24-6X6_MC_MCH_LAN8720A-CP-ABC!U17!.\chipsView.dat!!!!!!F15!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS71409\@d.s(v)!LAN8720A-CP-ABC_QFN24-6X6_MC_MCH_LAN8720A-CP-ABC!U18!.\chipsView.dat!!!!!!F14!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS71476\@d.s(v)!LAN8720A-CP-ABC_QFN24-6X6_MC_MCH_LAN8720A-CP-ABC!U18!.\chipsView.dat!!!!!!F13!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS52680\@\QF_IC\.\K922A.Normal\(chips)!K922_K922_K922!U9!.\chipsView.dat!!!!!!F7!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS52780\@\QF_IC\.\K922B.Normal\(chips)!K922_K922_K922!U9!.\chipsView.dat!!!!!!F6!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS52850\@\QF_IC\.\K922C.Normal\(chips)!K922_K922_K922!U9!.\chipsView.dat!!!!!!F5!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS52892\@\QF_IC\.\K922D.Normal\(chips)!K922_K922_K922!U9!.\chipsView.dat!!!!!!F4!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS53122\@\QF_IC\.\K922E.Normal\(chips)!K922_K922_K922!U9!.\chipsView.dat!!!!!!F3!!!!!!!
S!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\INS19052\@\OTHER\.\CRYSTAL 1-3_4Pin.Normal\(chips)!CRYSTAL 1-3_4PIN_XTAL3225_CRYSTAL 1-3_4PIN!X1!.\chipsView.dat!!!!!!F2!!!!!!!
allegro/netview.dat
-145
View File
@@ -1,145 +0,0 @@
A!NET_NAME!NET_LOGICAL_PATH!NET_VOLTAGE!
J!w:/rk3506_nav/rk3506_nav.brd!Sun Aug 16 23:49:47 2026!-100.0000!-100.0000!100.0000!100.0000!0.0001!millimeters!RK3506_NAV!28.800000 mil!4!OUT OF DATE!
S!COM4_TXD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\COM4_TXD\!!
S!COM3_RXD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\COM3_RXD\!!
S!COM3_TXD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\COM3_TXD\!!
S!COM2_RXD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\COM2_RXD\!!
S!COM2_TXD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\COM2_TXD\!!
S!COM1_RXD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\COM1_RXD\!!
S!COM1_TXD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\COM1_TXD\!!
S!N16813506!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16813506\!!
S!N16813508!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16813508\!!
S!N16813046!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16813046\!!
S!USB_UART_DP!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\USB_UART_DP\!!
S!N16805354!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16805354\!!
S!USB_USER_DM!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\USB_USER_DM\!!
S!USB_USER_DP!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\USB_USER_DP\!!
S!USB_UART_DM!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\USB_UART_DM\!!
S!USB_OTG1_DP!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\USB_OTG1_DP\!!
S!USB_OTG1_DM!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\USB_OTG1_DM\!!
S!VDDK_USB!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDDK_USB\!1.2V!
S!COM4_RXD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\COM4_RXD\!!
S!DDR3_A7!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A7\!!
S!DDR3_WEN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_WEN\!!
S!DDR3_A4!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A4\!!
S!DDR3_A9!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A9\!!
S!DDR3_RASN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_RASN\!!
S!DDR3_A12!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A12\!!
S!DDR3_A15!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A15\!!
S!ETH_CLK0_25M_OUT!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\ETH_CLK0_25M_OUT\!!
S!DDR3_A14!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A14\!!
S!DDR3_BA2!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_BA2\!!
S!DDR3_A6!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A6\!!
S!DDR3_A2!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A2\!!
S!RMII0_RST!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_RST\!!
S!DDR3_ODT!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_ODT\!!
S!DDR3_A3!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A3\!!
S!DDR3_BA1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_BA1\!!
S!DDR3_CSN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_CSN\!!
S!VDDIO_RMII0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDDIO_RMII0\!1.8V!
S!DDR3_A5!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A5\!!
S!DDR3_A11!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A11\!!
S!DDR3_A1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A1\!!
S!DDR3_A8!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A8\!!
S!DDR3_A13!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A13\!!
S!DDR3_CASN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_CASN\!!
S!VDDIO_RMII1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDDIO_RMII1\!1.8V!
S!DDR3_A10!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A10\!!
S!DDR3_BA0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_BA0\!!
S!N16785709!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16785709\!!
S!DDR3_RST!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_RST\!!
S!DDR3_CLKN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_CLKN\!!
S!DDR3_A0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_A0\!!
S!N16785482!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16785482\!!
S!N16785446!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16785446\!!
S!RMII1_RST!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_RST\!!
S!ETH_CLK1_25M_OUT!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\ETH_CLK1_25M_OUT\!!
S!DDR3_CKE!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_CKE\!!
S!N16785007!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16785007\!!
S!EMMC_RSTN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\EMMC_RSTN\!!
S!VDD_1V8!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDD_1V8\!1.8V!
S!N16792429!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16792429\!!
S!DDR_D10!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D10\!!
S!DDR_D9!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D9\!!
S!DDR_D7!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D7\!!
S!DDR_D3!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D3\!!
S!RMII1_CLK!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_CLK\!!
S!DDR_D13!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D13\!!
S!DDR_D8!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D8\!!
S!DDR_DM1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_DM1\!!
S!DDR_D11!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D11\!!
S!DDR_DQS1N!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_DQS1N\!!
S!DDR_D4!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D4\!!
S!DDR_D14!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D14\!!
S!DDR_DQS0P!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_DQS0P\!!
S!DDR_D15!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D15\!!
S!DDR_D0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D0\!!
S!DDR_D6!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D6\!!
S!DDR_DQS0N!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_DQS0N\!!
S!DDR_D12!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D12\!!
S!DDR_DQS1P!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_DQS1P\!!
S!DDR_DM0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_DM0\!!
S!DDR_D2!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D2\!!
S!DDR_D1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D1\!!
S!DDR_D5!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_D5\!!
S!GNSS_COM1_TX!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\GNSS_COM1_TX\!!
S!N16780119!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16780119\!!
S!DDR3_CLKP!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_CLKP\!!
S!GNSS_COM3_RX!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\GNSS_COM3_RX\!!
S!GNSS_COM1_RX!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\GNSS_COM1_RX\!!
S!GNSS_COM2_RX!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\GNSS_COM2_RX\!!
S!VDDCR_RMII1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDDCR_RMII1\!1.2V!
S!GNSS_COM3_TX!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\GNSS_COM3_TX\!!
S!GNSS_COM2_TX!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\GNSS_COM2_TX\!!
S!PPS!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\PPS\!!
S!VDD_GNSS!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDD_GNSS\!3.3V!
S!ANT2!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\ANT2\!!
S!ANT1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\ANT1\!!
S!N61267!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N61267\!!
S!N16777370!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16777370\!!
S!RMII0_RXDV_CRS!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_RXDV_CRS\!!
S!DDR3_VREF_CA!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_VREF_CA\!0.675V!
S!RMII0_MDIO!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_MDIO\!!
S!RMII0_MDC!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_MDC\!!
S!DDR3_VREF_DQ!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR3_VREF_DQ\!0.675V!
S!N61054!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N61054\!!
S!RMII0_TXEN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_TXEN\!!
S!RMII0_TXD1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_TXD1\!!
S!RMII0_TXD0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_TXD0\!!
S!VDDCR_RMII0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDDCR_RMII0\!1.2V!
S!RMII0_CLK!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_CLK\!!
S!RMII0_RXD1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_RXD1\!!
S!RMII0_RXD0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII0_RXD0\!!
S!RMII1_RXDV_CRS!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_RXDV_CRS\!!
S!RMII1_MDC!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_MDC\!!
S!RMII1_TXEN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_TXEN\!!
S!RMII1_TXD1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_TXD1\!!
S!RMII1_TXD0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_TXD0\!!
S!RMII1_RXD0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_RXD0\!!
S!RMII1_RXD1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_RXD1\!!
S!RMII1_MDIO!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\RMII1_MDIO\!!
S!EMMC_CLK!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\EMMC_CLK\!!
S!VDDA_RMII1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDDA_RMII1\!3.3V!
S!VCC_DDR!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VCC_DDR\!1.35V!
S!VDDA_RMII0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDDA_RMII0\!3.3V!
S!VDD_3V3!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDD_3V3\!3.3V!
S!EMMC_CMD!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\EMMC_CMD\!!
S!EMMC_D1!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\EMMC_D1\!!
S!EMMC_D0!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\EMMC_D0\!!
S!EMMC_D3!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\EMMC_D3\!!
S!N16786486!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16786486\!!
S!EMMC_D2!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\EMMC_D2\!!
S!EMMC_CLKOUT!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\EMMC_CLKOUT\!!
S!N16786382!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16786382\!!
S!DDR_VREF_DQ!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_VREF_DQ\!!
S!DDR_VREF_CA!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\DDR_VREF_CA\!!
S!N16786362!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N16786362\!!
S!VIN!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VIN\!5V!
S!SW!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\SW\!3.3V!
S!V_BCKP!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\V_BCKP\!3.3V!
S!VCC_1V8!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VCC_1V8\!1.5V!
S!VDD_0V9!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDD_0V9\!0.9V!
S!N19203!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N19203\!1.5V!
S!N19188!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\N19188\!1.5V!
S!VDD_CPU!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\VDD_CPU\!0.95V!
S!GND!@\RK3506_NAV\.\SCHEMATIC1\(sch_1):\GND\!0.0V!
allegro/pinview.dat
-1107
View File
File diff suppressed because it is too large Load Diff
allegro/pstdedb.cdsz
BIN
View File
Binary file not shown.
allegro/rk3506_nav_rk3506_nav.json
-301
View File
@@ -1,301 +0,0 @@
{
"Gate Swap" : [],
"Ref Des" : [],
"Pin Swap" : [],
"Component Property" : [],
"Net Property" : [],
"Pin Property" : [],
"Component" : [],
"Net" : [
{
"Name" : "GNSS_COM1_TX",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\GNSS_COM1_TX\\",
"Logical" : null,
"Physical" : "GNSS_COM1_TX"
},
{
"Name" : "GNSS_COM3_RX",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\GNSS_COM3_RX\\",
"Logical" : null,
"Physical" : "GNSS_COM3_RX"
},
{
"Name" : "GNSS_COM1_RX",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\GNSS_COM1_RX\\",
"Logical" : null,
"Physical" : "GNSS_COM1_RX"
},
{
"Name" : "GNSS_COM2_RX",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\GNSS_COM2_RX\\",
"Logical" : null,
"Physical" : "GNSS_COM2_RX"
},
{
"Name" : "GNSS_COM3_TX",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\GNSS_COM3_TX\\",
"Logical" : null,
"Physical" : "GNSS_COM3_TX"
},
{
"Name" : "GNSS_COM2_TX",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\GNSS_COM2_TX\\",
"Logical" : null,
"Physical" : "GNSS_COM2_TX"
},
{
"Name" : "DEBUG_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\DEBUG_TXD\\",
"Logical" : "DEBUG_TXD",
"Physical" : null
},
{
"Name" : "DEBUG_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\DEBUG_RXD\\",
"Logical" : "DEBUG_RXD",
"Physical" : null
},
{
"Name" : "GNSS_COM3_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\GNSS_COM3_TXD\\",
"Logical" : "GNSS_COM3_TXD",
"Physical" : null
},
{
"Name" : "GNSS_COM3_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\GNSS_COM3_RXD\\",
"Logical" : "GNSS_COM3_RXD",
"Physical" : null
},
{
"Name" : "UART2_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART2_RXD\\",
"Logical" : "UART2_RXD",
"Physical" : null
},
{
"Name" : "UART3_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART3_TXD\\",
"Logical" : "UART3_TXD",
"Physical" : null
},
{
"Name" : "UART3_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART3_RXD\\",
"Logical" : "UART3_RXD",
"Physical" : null
},
{
"Name" : "UART2_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART2_TXD\\",
"Logical" : "UART2_TXD",
"Physical" : null
},
{
"Name" : "UART4_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART4_TXD\\",
"Logical" : "UART4_TXD",
"Physical" : null
},
{
"Name" : "UART4_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART4_RXD\\",
"Logical" : "UART4_RXD",
"Physical" : null
},
{
"Name" : "UART5_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART5_TXD\\",
"Logical" : "UART5_TXD",
"Physical" : null
},
{
"Name" : "UART5_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART5_RXD\\",
"Logical" : "UART5_RXD",
"Physical" : null
},
{
"Name" : "CAN0_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\CAN0_TXD\\",
"Logical" : "CAN0_TXD",
"Physical" : null
},
{
"Name" : "CAN0_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\CAN0_RXD\\",
"Logical" : "CAN0_RXD",
"Physical" : null
},
{
"Name" : "CAN1_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\CAN1_TXD\\",
"Logical" : "CAN1_TXD",
"Physical" : null
},
{
"Name" : "CAN1_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\CAN1_RXD\\",
"Logical" : "CAN1_RXD",
"Physical" : null
},
{
"Name" : "UART1_RXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART1_RXD\\",
"Logical" : "UART1_RXD",
"Physical" : null
},
{
"Name" : "UART1_TXD",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\UART1_TXD\\",
"Logical" : "UART1_TXD",
"Physical" : null
}
],
"Connection" : [
{
"Name" : "U1.L2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO19 | SPI0_CSN0 | ETH_CLK1_25M_OUT | GPIO0_C3_D\\",
"Logical" : "ETH_CLK1_25M_OUT",
"Physical" : "NC"
},
{
"Name" : "U1.J2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO22 | JTAG_TCK_M1 | UART0_TX | GPIO0_C6_U\\",
"Logical" : "DEBUG_TXD",
"Physical" : "NC"
},
{
"Name" : "U1.J1",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO23 | JTAG_TMS_M1 | UART0_RX | GPIO0_C7_U\\",
"Logical" : "DEBUG_RXD",
"Physical" : "NC"
},
{
"Name" : "U1.V3",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO0 | -- | SAI0_LRCK | GPIO0_A0_U\\",
"Logical" : "UART2_RXD",
"Physical" : "NC"
},
{
"Name" : "U1.N3",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO14 | SPI1_CSN0 | SAI1_SDO2 | GPIO0_B6_D\\",
"Logical" : "UART3_TXD",
"Physical" : "NC"
},
{
"Name" : "U1.N2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO15 | SPI0_CSN1 | SAI1_SDO3 | GPIO0_B7_D\\",
"Logical" : "UART3_RXD",
"Physical" : "NC"
},
{
"Name" : "U1.W2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO2 | -- | SAI0_MCLK | GPIO0_A2_U\\",
"Logical" : "UART2_TXD",
"Physical" : "NC"
},
{
"Name" : "U1.W1",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO1 | -- | SAI0_SCLK | GPIO0_A1_D\\",
"Logical" : "UART4_TXD",
"Physical" : "NC"
},
{
"Name" : "U1.V2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO3 | -- | SAI0_SDO | GPIO0_A3_D\\",
"Logical" : "UART4_RXD",
"Physical" : "NC"
},
{
"Name" : "U1.R1",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO9 | SPI1_MOSI | SAI1_SCLK | GPIO0_B1_D\\",
"Logical" : "CAN0_TXD",
"Physical" : "NC"
},
{
"Name" : "U1.R3",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO10 | SPI1_MISO | SAI1_LRCK | GPIO0_B2_D\\",
"Logical" : "CAN0_RXD",
"Physical" : "NC"
},
{
"Name" : "U1.P2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO11 | -- | SAI1_SDI | GPIO0_B3_D\\",
"Logical" : "CAN1_TXD",
"Physical" : "NC"
},
{
"Name" : "U1.P3",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO12 | -- | SAI1_SDO0 | GPIO0_B4_D\\",
"Logical" : "CAN1_RXD",
"Physical" : "NC"
},
{
"Name" : "U1.M2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO16 | SPI0_CLK | -- | GPIO0_C0_D\\",
"Logical" : "UART1_RXD",
"Physical" : "NC"
},
{
"Name" : "U1.M3",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO17 | SPI0_MOSI | -- | GPIO0_C1_D\\",
"Logical" : "UART1_TXD",
"Physical" : "NC"
},
{
"Name" : "U1.K2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS13961\\@\\LIBRARY\\.\\SOC_RK3506BA.Normal\\(chips):\\RM_IO20 | AUPLL_CLK_IN | ETH_CLK0_25M_OUT | GPIO0_C4_D\\",
"Logical" : "ETH_CLK0_25M_OUT",
"Physical" : "NC"
},
{
"Name" : "U1.F2",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS16006\\@\\LIBRARY\\.\\SOC_RK3506BB.Normal\\(chips):\\DSMC_SLV_CSN0 | RM_IO30 | UART5_TX_M1 | -- | -- | FLEXBUS0_D1 | DSMC_CSN2 | VO_LCDC_D1 | GPIO1_D2_D\\",
"Logical" : "UART5_TXD",
"Physical" : "NC"
},
{
"Name" : "U1.G3",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS16006\\@\\LIBRARY\\.\\SOC_RK3506BB.Normal\\(chips):\\DSMC_SLV_RDYN | RM_IO31 | UART5_RX_M1 | -- | -- | FLEXBUS0_D0 | DSMC_CSN3 | VO_LCDC_D0 | GPIO1_D3_D\\",
"Logical" : "UART5_RXD",
"Physical" : "NC"
},
{
"Name" : "U9.27",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS52780\\@\\QF_IC\\.\\K922B.Normal\\(chips):\\COM3_TXD\/CAN_TXD\\",
"Logical" : "GNSS_COM3_TXD",
"Physical" : "GNSS_COM3_TX"
},
{
"Name" : "U9.28",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS52780\\@\\QF_IC\\.\\K922B.Normal\\(chips):\\COM3_RXD\/CAN_RXD\\",
"Logical" : "GNSS_COM3_RXD",
"Physical" : "GNSS_COM3_RX"
},
{
"Name" : "U9.20",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS52780\\@\\QF_IC\\.\\K922B.Normal\\(chips):\\COM2_TXD\\",
"Logical" : "UART2_RXD",
"Physical" : "GNSS_COM2_TX"
},
{
"Name" : "U9.19",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS52780\\@\\QF_IC\\.\\K922B.Normal\\(chips):\\COM2_RXD\\",
"Logical" : "UART2_TXD",
"Physical" : "GNSS_COM2_RX"
},
{
"Name" : "U9.18",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS52780\\@\\QF_IC\\.\\K922B.Normal\\(chips):\\COM1_TXD\\",
"Logical" : "UART1_RXD",
"Physical" : "GNSS_COM1_TX"
},
{
"Name" : "U9.17",
"C_PATH" : "@\\RK3506_NAV\\.\\SCHEMATIC1\\(sch_1):\\INS52780\\@\\QF_IC\\.\\K922B.Normal\\(chips):\\COM1_RXD\\",
"Logical" : "UART1_TXD",
"Physical" : "GNSS_COM1_RX"
}
]
}
rk3506_nav.brd
BIN
View File
Binary file not shown.